American Journal of Circuits, Systems and Signal Processing
Articles Information
American Journal of Circuits, Systems and Signal Processing, Vol.1, No.3, Aug. 2015, Pub. Date: Jul. 15, 2015
High Level Modelling and Relative Comparison of Different Full Adder Structures
Pages: 69-85 Views: 2536 Downloads: 1128
Authors
[01] Negin Mahani, Computer Engineering Faculty, Shahid Bahonar University, Zarand High Education Centre, Kerman, Iran.
Abstract
Comparing different full adders is very significant for VLSI design as they are essential components in almost all digital circuits. The science has yield the benchmarking work laborious as often distinct implementation techniques and technologies have been used in the design. Additionally, the design characteristics which are selected for performance analysis are not consistent. This paper shows the results of comparing four adder structures by implementing them all with the same technology and the same level of abstraction.
Keywords
Carry-Select Adder, Carry-Look-Ahead Adder, Carry-Skip Adder, Brent-Kung Adder
References
[01] B. Gilchrist et al., “Fast Carry Logic for Digital Computers,” IRE Trans. EC-4, pp. 133-136, 1955.
[02] B. Gilchrist, J. H. Pomerene and S. Y. Wong, “Fast Carry Logic for Digital Computers”, IRE Trans. Elec. Comp., Vol. EC-4, no 4, pp. 133-136, 1955.
[03] J. F. Kruy, “A Fast Conditional Sum Adder Using Carry Bypass Logic,” AFIPS Con5 Proceedings, Vol. 27, FJCC, pp. 695-703, 1965
[04] M. Lehman, and N. Burla, “Skip Techniques for High-speed Carry-Propagation in Binary Arithmetic Units,” IRE Trans. EC-10, No. 4, pp. 691-698, 1961.
[05] H. Ling, “High-speed Binary Parallel Adder,” IEEE Trans. Comp., EC-15, No.5, pp. 799-802. 1966.
[06] Mi Lu John ,“Arithmetic and logic in computer systems” Wiley & Sons, Ap - Computers - 246 Pages Pp 61-63, 2005
[07] Sarika A. Parate, Prof- R. N. Mandavgane , “Review of delay and power efficient Carry-Select adder using pipeline”, International Engineering Journal For Research & Development, Volume 2 Issue 1, pp. 16-22, 2012.
[08] Chan, P.K. Schlag, M.D.F.; Thomborson, C.D.; Oklobdzija, V.G.,” Delay optimization of carry-skip adders and block carry-lookahead adders” Computer Arithmetic, 1991. Proceedings., 10th IEEE Symposium, pp 154 - 164 Grenoble 1991
[09] EE 5324–VLSI Design II Kia Bazargan University of Minnesota Part II: Adders Pp 68, retrieved from http://www.ece.umn.edu/users/kia/Courses/EE5324/index.html adders. pdf, 2014.
[10] High Speed Adder, retrieved from : http://l3.elfak.ni.ac.rs/viewvc/int_sab_two_level_cl/doc/background/HighSpeedAdder.pdf?revision=1.1, 2014.
[11] Brent-Kung Adder, retrieved from :http://en. academic. ru /dic.nsf/enwiki/1292234, 2014.
600 ATLANTIC AVE, BOSTON,
MA 02210, USA
+001-6179630233
AIS is an academia-oriented and non-commercial institute aiming at providing users with a way to quickly and easily get the academic and scientific information.
Copyright © 2014 - American Institute of Science except certain content provided by third parties.